Asynchronous NoC Router Design
نویسندگان
چکیده
منابع مشابه
An Asynchronous NoC Router Architecture Supporting Quality-of-Service
This paper presents an asynchronous on-chip network router with Quality-of-Service (QoS) support. The router uses a virtual channel architecture with a priority-based scheduler to differentiate between multiple connections with various QoS requirements sharing the same physical channel. A gatelevel prototype of the router has been built and its functionality and performance is evaluated. The si...
متن کاملHermes-A - An Asynchronous NoC Router with Distributed Routing
This work presents the architecture and ASIC implementation of Hermes-A, an asynchronous network on chip router. Hermes-A is coupled to a network interface that enables communication between router and synchronous processing elements. The ASIC implementation of the router employed standard CAD tools and a specific library of components. Area and timing characteristics for 180nm technology attes...
متن کاملA Power Efficient NOC Router Design
In this work, we present the NOC router architecture with five port support which utilizes dual crossbar arrangement, the latency which arises due to the dual cross bar architecture is reduced by using predominant routing algorithm. This arrangement is more efficient and reduces about 10 % of device utilization in this work, the use of dynamic voltage scaling (DVS) for links is implemented by p...
متن کاملEnhanced Buffer Router Design in NOC
This paper presents an advance router design using enhanced buffer. The design provides advantages of both buffer and bufferless network for that two cross bar switches are used. The concept of virtual channel (VC) is eliminated from the previous design by using an efficient flow-control scheme that uses the storage already present in pipelined channels in place of explicit input virtual channe...
متن کاملSmart Multicrossbar Router Design in Noc
This paper gives the innovative idea of designing a router using multicrossbar switch in Network on Chip(NoC) . In Network-on-Chip architectures the input buffer can consume a large portion of the total power. Eliminating all input buffer would result in increased power consumption at high load, while reducing the size of input buffer degrades the performance. In this paper we have proposed a m...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Computer Science
سال: 2005
ISSN: 1549-3636
DOI: 10.3844/jcssp.2005.429.436